

800G OSFP 2DR4++/LR4 Optical Transceiver PN: VO-8CLR4CP-AA

Product Overview

Vitex VO-8CLR4CP-AA are designed to be used at up to 8x100G PAM4 data rates over 10km single mode fiber. These transceiver modules are compliant with 800 Gigabit Hot-pluggable OSFP Multi-Sourcing Agreement (MSA) standards.

Features

- 8x100G PAM4 data rate
- Hot-pluggable OSFP form factor
- 7nm DSP for low power dissipation: <16W
- Cooled 1310 EML Laser
- Electrical interface compliant with 100Gbps per lane defined by IEEE 802.3ck
- I2C Management interface compliant to CMIS Rev5.0
- Compliant with IEEE Std 802.3cu 100GBASE-LR1
- Internal CDR on both Transmitter and Receiver channels
- OSFP MSA package with Dual MPO-12 connectors
- Up to 10km on 9/125um SMF
- Single +3.3V power supply
- · Class 1 laser safety certified
- Operating case temperature range: 0 °C to 70 °C
- RoHS6 Compliant

Applications

- High speed storage area networks
- 2x400G-PLR4 applications

Ordering Information

Part Number	Description
VO-8CLR4CP-AA	800G OSFP 2DR4++/LR4, 10km SMF, 1310nm, Dual MPO12, C-temp

© Vitex LLC 2025 REV 20CA p.1 of



General Specifications

Parameter	Symbol	Min	Typical	Max	Unit	
Storage Temperature	Ts	-40		85	°C	
Relative Humidity	RH	5		95	%	
Supply Voltage (Maximum)	Vcc	-0.5		3.6	V	
Operating Case Temperature	Tc	0	40	70	°C	
Supply Voltage (Recommended)	Vcc	3.135	3.3	3.465	V	
Data Rate			106.25		GBps	

Optical - Transmitter

Parameter	Symbol	Min	Typical	Max	Unit	Remarks
Lane wavelengths	λ	1304.5		1317.5	nm	
Side-mode suppression ratio	SMSR	30			dB	
Average launch power, each lane	Р	-1.9		4.8	dBm	
Transmitter and dispersion penalty eye closure for PAM4, each lane	TDECQ			3.4	dB	
Outer Optical Modulation Amplitude, each		1.1		5	dBm	
lane for TDECQ<1,4dB For 1.4 dB < TDECQ < 3.4 dB	OMAouter	-0.3+ TDECQ		5	dBm	
Extinction Ratio	ER	3.5			dB	
Average launch power of OFF transmitter	Poff			-15	dBm	
Optical Return Loss Tolerance	ORLT			15.6	dB	
Transmitter reflectance				-26	dB	

Optical – Receiver

Parameter	Symbol	Min	Typical	Max	Unit	Remarks
Lane wavelengths	λ	1304.5		1317.5	nm	
Receiver Sensitivity each lane (OMAouter),				-6.1	dBm	1
for TECQ<1.4dB For 1.4 < TECQ < 3.4dB				-7.5+TECQ	dBm	1
Receiver Overload, each lane (Pavg)	PoL	4.8			dBm	
Damage Threshold, each lane		5.8			dBm	
Receive power, each lane (OMAouter)	OMA			5	dBm	
Receiver Reflectance				-26	dB	
LOS De-Assert	LOSD			-10	dBm	
LOS Assert	LOSA	-16			dBm	
LOS Hysteresis		0.5			dB	

^{1.} Measured with PRBS31Q test pattern, 53.125GBd, PAM4, BER<2.4E-4.



Electrical – Transmitter

Parameter	Symbol	Min	Typical	Max	Unit	Remarks
Module Supply Current	Icc			5.1	Α	
Power Dissipation	PD			16	W	
Input Differential Impedance	ZIN	90	100	110	Ω	
Differential Data Input Swing	VIN, P-P			900	mVP-P	


Electrical - Receiver


Parameter	Symbol	Min	Typical	Max	Unit	Remarks
Output Differential Impedance	ZO	90	100	110	Ω	
Differential Data Output Swing	VOUT, P-P			900	mVP-P	1

^{1.} Internally AC coupled but requires an external 100Ω differential load termination.

Electrical Connector Layout









Electrical Pin Definition


PIN#	Symbol	Description	Logic	Direction	Plug Sequence	Remarks
1	GND	Ground			Jequence	
2	TX2p	Transmitter Data Non-Inverted	CML-I	Input from Host	3	
3	TX2n	Transmitter Data Inverted	CML-I	Input from Host	3	
4	GND	Ground			1	
5	TX4p	Transmitter Data Non-Inverted	CML-I	Input from Host	3	
6	TX4n	Transmitter Data Inverted	CML-I	Input from Host	3	
7	GND	Ground			1	
8	ТХ6р	Transmitter Data Non-Inverted	CML-I	Input from Host	3	
9	TX6n	Transmitter Data Inverted	CML-I	Input from Host	3	
10	GND	Ground			1	
11	TX8p	Transmitter Data Non-Inverted	CML-I	Input from Host	3	
12	TX8n	Transmitter Data Inverted	CML-I	Input from Host	3	
13	GND	Ground			1	
14	SCL	2-wire Serial interface clock	LVCMOS-I/O	Bi-directional	3	1
15	VCC	+3.3V Power		Power from Host	2	
16	VCC	+3.3V Power		Power from Host	2	
17	LPWn/PRSn	Low-Power Mode/Module Present	Multi-Level	Bi-directional	3	2
18	GND	Ground			1	
19	RX7n	Receiver Data Inverted	CML-O	Output to Host	3	
20	RX7p	Receiver Data Non-Inverted	CML-O	Output to Host	3	
21	GND	Ground			1	
22	RX5n	Receiver Data Inverted	CML-O	Output to Host	3	
23	RX5p	Receiver Data Non-Inverted	CML-O	Output to Host	3	
24	GND	Ground			1	
25	RX3n	Receiver Data Inverted	CML-O	Output to Host	3	
26	RX3p	Receiver Data Non-Inverted	CML-O	Output to Host	3	
27	GND	Ground			1	
28	RXln	Receiver Data Inverted	CML-O	Output to Host	3	
29	RXlp	Receiver Data Non-Inverted	CML-O	Output to Host	3	
30	GND	Ground			1	
31	GND	Ground			1	
32	RX2p	Receiver Data Non-Inverted	CML-O	Output to Host	3	
33	RX2n	Receiver Data Inverted	CML-O	Output to Host	3	
34	GND	Ground			1	
35	RX4p	Receiver Data Non-Inverted	CML-O	Output to Host	3	
36	RX4n	Receiver Data Inverted	CML-O	Output to Host	3	
37	GND	Ground			1	
38	RX6p	Receiver Data Non-Inverted	CML-O	Output to Host	3	
39	RX6n	Receiver Data Inverted	CML-O	Output to Host	3	
40	GND	Ground			1	
41	RX8p	Receiver Data Non-Inverted	CML-O	Output to Host	3	
42	RX8n	Receiver Data Inverted	CML-O	Output to Host	3	

VO-8CLR4CP-AA Product Specification

GND	Ground			1	
INT/RSTn	Module Interrupt / Module Reset	Multi-Level	Bi-directional	3	2
VCC	+3.3V Power		Power from Host	2	
VCC	+3.3V Power		Power from Host	2	1
SDA	2-wire Serial interface data	LVCMOS-I/O	Bi-directional	3	
GND	Ground			1	
TX7n	Transmitter Data Inverted	CML-I	Input from Host	3	
тх7р	Transmitter Data Non-Inverted	CML-I	Input from Host	3	
GND	Ground			1	
TX5n	Transmitter Data Inverted	CML-I	Input from Host	3	
ТХ5р	Transmitter Data Non-Inverted	CML-I	Input from Host	3	
GND	Ground			1	
TX3n	Transmitter Data Inverted	CML-I	Input from Host	3	
ТХ3р	Transmitter Data Non-Inverted	CML-I	Input from Host	3	
GND	Ground			1	
TXln	Transmitter Data Inverted	CML-I	Input from Host	3	
TXlp	Transmitter Data Non-Inverted	CML-I	Input from Host	3	
GND	Ground			1	
	INT/RSTN VCC VCC SDA GND TX7n TX7p GND TX5n TX5p GND TX5n TX5p GND TX3n TX3p GND TX1x1p	INT/RSTn Module Interrupt / Module Reset VCC +3.3V Power VCC +3.3V Power SDA 2-wire Serial interface data GND Ground TX7n Transmitter Data Inverted TX7p Transmitter Data Non-Inverted GND Ground TX5n Transmitter Data Inverted TX5p Transmitter Data Inverted TX5p Transmitter Data Inverted TX5p Transmitter Data Inverted TX3n Transmitter Data Inverted TX3n Transmitter Data Inverted TX3p Transmitter Data Inverted GND Ground TX1n Transmitter Data Inverted TX1n Transmitter Data Inverted TX1p Transmitter Data Inverted	INT/RSTn Module Interrupt / Module Reset VCC +3.3V Power VCC +3.3V Power SDA 2-wire Serial interface data LVCMOS-I/O GND Ground TX7n Transmitter Data Inverted CML-I TX7p Transmitter Data Non-Inverted CML-I GND Ground TX5n Transmitter Data Inverted CML-I TX5p Transmitter Data Non-Inverted CML-I TX5p Transmitter Data Non-Inverted CML-I GND Ground TX3n Transmitter Data Inverted CML-I TX3p Transmitter Data Inverted CML-I TX3p Transmitter Data Non-Inverted CML-I GND Ground TX1n Transmitter Data Inverted CML-I TX1p Transmitter Data Inverted CML-I	INT/RSTn Module Interrupt / Module Reset Multi-Level Bi-directional VCC +3.3V Power Power from Host VCC +3.3V Power Power from Host SDA 2-wire Serial interface data LVCMOS-I/O Bi-directional GND Ground TX7n Transmitter Data Inverted CML-I Input from Host TX7p Transmitter Data Non-Inverted CML-I Input from Host GND Ground TX5n Transmitter Data Inverted CML-I Input from Host TX5p Transmitter Data Inverted CML-I Input from Host TX5p Transmitter Data Non-Inverted CML-I Input from Host GND Ground TX3n Transmitter Data Inverted CML-I Input from Host TX3p Transmitter Data Inverted CML-I Input from Host TX3p Transmitter Data Non-Inverted CML-I Input from Host GND Ground TX1n Transmitter Data Inverted CML-I Input from Host TX1p Transmitter Data Inverted CML-I Input from Host TX1p Transmitter Data Inverted CML-I Input from Host	INT/RSTn Module Interrupt / Module Reset Multi-Level Bi-directional 3 VCC +3.3V Power Power from Host 2 VCC +3.3V Power Power from Host 2 SDA 2-wire Serial interface data LVCMOS-I/O Bi-directional 3 GND Ground ITX7n Transmitter Data Inverted CML-I Input from Host 3 TX7p Transmitter Data Non-Inverted CML-I Input from Host 3 GND Ground ITX5n Transmitter Data Inverted CML-I Input from Host 3 TX5p Transmitter Data Inverted CML-I Input from Host 3 TX5p Transmitter Data Inverted CML-I Input from Host 3 TX5p Transmitter Data Non-Inverted CML-I Input from Host 3 GND Ground ITX3n Transmitter Data Inverted CML-I Input from Host 3 TX3p Transmitter Data Inverted CML-I Input from Host 3 GND Ground Input from Host 3 TX3p Transmitter Data Non-Inverted CML-I Input from Host 3 GND Ground Input from Host 3 TX1p Transmitter Data Inverted CML-I Input from Host 3 TX1p Transmitter Data Inverted CML-I Input from Host 3

^{1.} Open-Drain with pull-up resistor on host.

Mechanical Dimension



^{2.} See pin description of OSFP MSA for required circuit.



Revision History

Date	Rev	Description
04/09/2023	1.0	Release version
02/13/2025	2.0	New branding guidelines

For more information

Vitex LLC 32 Mercer St

Hackensack, NJ 07601

201-296-0145 info@vitextech.com www.vitextech.com

